



NMTSim: Transaction-Command based Simulator for New Memory Technology Devices

Peng Gu¹, Benjamin S. Lim²

Wenqin Huangfu¹, Krishna T. Malladi², Andrew Chang², Yuan Xie¹

¹University of California, Santa Barbara ²Samsung Semiconductor












New Non-volatile Memory Technologies








New Non-volatile Memory Technologies





	Read Latency	Write latency
HDD	3-5 ms	3-5 ms
NAND FLASH	15-35 us	200-50 us

Key benefits:

- Significant performance improvement
- Potential to augment main memory


Challenges:

 Traditional DDR interface uses deterministic timing. How to tolerate different media access latency?






Traditional DRAM simulator








NMTSim: Transaction Command Simulator








NMTSim validation







NMTSim optimizations



Sustained memory bandwidth (GB/s)

Command Issue Priority:

p1: XREAD > SEND

p2: SEND > XREAD

Takeaway:


 Reduce response queuing latency is important in latency reduction at high memory rates





NMTSim optimizations





Sustained memory bandwidth (GB/s)

- e1: No early notification
- e2: Early notification enabled

Takeaway:

 Enabling early notification helps reduce latency significantly





NMTSim: Transaction-Command based Simulator for New Memory Technology Devices

Thank you!





