

# NMTSim: Transaction-Command based Simulator for New Memory Technology Devices

**Peng Gu**<sup>1</sup>, Benjamin S. Lim<sup>2</sup>

Wenqin Huangfu<sup>1</sup>, Krishna T. Malladi<sup>2</sup>, Andrew Chang<sup>2</sup>, Yuan Xie<sup>1</sup>

<sup>1</sup>University of California, Santa Barbara


<sup>2</sup>Samsung Semiconductor



UC Santa Barbara  
Scalable Energy-efficient  
Architecture Lab




# New Non-volatile Memory Technologies



# New Non-volatile Memory Technologies

— Read Latency (ns)    — Write Latency (ns)



## Key benefits:


- Significant performance improvement
- Potential to augment main memory

## Challenges:


- Traditional DDR interface uses deterministic timing. How to tolerate different media access latency?

	Read Latency	Write latency
HDD	3-5 ms	3-5 ms
NAND FLASH	15-35 us	200-50 us


# Traditional DRAM simulator




# NMTSim: Transaction Command Simulator



# NMTSim validation




2.8% latency error for DRAM device



3.4% latency error for NVM device

# NMTSim optimizations




## Command Issue Priority:

- p1: XREAD > SEND
- p2: SEND > XREAD

## Takeaway:

- Reduce response queuing latency is important in latency reduction at high memory rates

# NMTSim optimizations



- e1: No early notification
- e2: Early notification enabled

## Takeaway:

- Enabling early notification helps reduce latency significantly



# NMTSim: Transaction-Command based Simulator for New Memory Technology Devices

## Thank you!



UC Santa Barbara  
Scalable Energy-efficient  
Architecture Lab

